To investigate quantum confinement effects on silicon (Si) light source electroluminescence (EL), nanometre-scale Si finger junctions were manufactured in a fully customized silicon-on-insulator (SOI) production technology. The wafers were manufactured in the cleanroom using an electron-beam pattern generator (EPG). The SOI light source with the highest irradiance emitted about 9 times more optical power around = 850 nm than a 0.35 μm bulk-CMOS avalanche light-source operating at the same current. It is shown that the buried oxide (BOX) layer in a SOI process could be used to reflect about 25 % of otherwise lost downward-radiated light back up to increase the external power efficiency of SOI light sources.
INTRODUCTION

Problem statement
While on-chip silicon (Si) optical transmission, detection and manipulation elements are already practically achievable [1] , a suitably efficient on-chip Si light source is not yet available. Although light emission from Si was observed as early as 1955 [1] and its high-speed capability [2] and long-term reliability [3] are established, the major reason for the inherently weak light emission of Si is its indirect band-gap [5] . While alternative lightsources have been proposed [1] , most require special manufacturing steps that are not easily implemented in the currently prevailing CMOS manufacturing technology.
The authors have been developing Si light sources since 1992 [5] . Si (electroluminescence) EL improvement research within the INSiAVA 1 project has focussed on promising light source configurations that include inter alia avalanche, punch-through and carrier-injection [6] Si light sources.
Quantum confinement
EL enhancement factors of up to 30, due to quantummechanical confinement in ultra-thin Si compared to bulk devices, have been reported ( [7] - [10] ). References [7] and [8] reported a strong efficiency improvement in forward-biased SOI LEDs on a buried oxide (BOX) when the thickness of the regions shown in Figure 1 reduced. The dramatic increase in integrated EL with reduced device layer thickness ( Figure 2 ) was attributed to the suppression of non-radiative recombination. The abovementioned SOI light sources are only thin in one dimension (1D), their planar thickness, with device widths ranging between 20 and 60 μm. It should also be noted that their pn-junctions are located outside the thinned area.
Objective
The main purpose of this work was to design and manufacture SOI light sources that would enable the investigation of quantum confinement effects on EL characteristics like external power efficiency and spectral emission in avalanche, punch-through and carrierinjection Si light sources. Instead of just creating planar thin 1D quantum-confined SOI light sources, the technical objective was to design and manufacture devices that are smaller in two dimensions, i.e. twodimensional (2D) quantum-confined SOI light sources. With reference to Figure 3 , the following finger junction dimensions were targeted: Manufacturing larger rectangular Si structures and selectively oxidizing these created the desired thinner Si fingers. Nanometre-scale Si wires had already been manufactured through oxidation [12] , but pn-junctions had, to our knowledge, never been implemented inside such thin Si wires. The applied voltage V A can be increased to the punchthrough voltage V PT where the expanding reverse bias depletion region reaches the forward-biased depletion region so that w DF + w DR = W P . At punch-through, the lowered energy barrier of the forward-biased junction injects a larger thermionic hole current that makes more minority carriers in the reverse-bias depletion region available for avalanche multiplication and radiative recombination. Achieving a higher avalanche current at lower terminal voltage also implies that the power efficiency of a punch-through light source is higher than the power efficiency of a single avalanching pn-junction.
Punch-through EL enhancement
PHYSICAL AND OPTICAL SIMULATION
Simulations were useful during the design stage to predict physical and optical properties achievable at the end of the manufacturing process.
Impurity redistribution during oxidation
The low diffusivity and solubility of arsenic (As) in SiO 2 results in the "snow-shovel" effect that causes As to pile up against the moving SiO 2 boundary during thermal oxidation [13] . Boron (B) with its higher diffusivity and solubility in SiO 2 is absorbed into the SiO 2 during thermal oxidation, therefore decreasing its concentration in the Si [14] . Since the lower B background doping concentration of n + p junctions plays a larger role in determining junction characteristics like depletion region width w d than the higher As concentration, only the spatial B concentration variation with thermal oxidation was further considered. The SOI B concentration C(y,t) as a function of distance y from the BOX-Si interface and oxidation time t during thermal oxidation can be expressed as [14] (4)
where: m 0.44 is the ratio of Si removed to SiO 2 thickness grown during oxidation, B
= parabolic SiO 2 growth-rate constant, 
Optical radiation simulation
Employing the geometric-optical IME RAYTRACE raytracing software enabled the simulation of spatial light radiation characteristics of the Si fingers with varying finger geometries and light source locations.
Figure , for example, shows how light generated at the centre of a finger with rounded corners focuses into four lobes (recognizable by higher ray density) emanating from the rounded top surface of the Si finger.
It was inter alia determined that the maximum useful light emission directed away from the chip surface is achieved with a hemispherical round top finger surface to minimize internal reflection beyond the critical interface incidence angle and a flat bottom surface to maximize reflection back to the top surface.
DESIGN
Lithography
As indicated in Table 1 , the small geometries and precise pattern alignment of the current work required electronbeam lithography (EBL), but the single beam EBL scan exposure is too slow to write all features across wafers. Hence a photolithographic mask aligner was used for patterning large-area geometries while a JEOL JBX-9300FS EPG was used for defining fine lines accurately. The Si island regions above and below the fingers remained thick while an EBL-written oxidation mask opening across the fingers allowed selective oxidation thinning of the SOI fingers. The dimensions of the devices shown in Figure 7 had to comply with the following specifications to ensure proper functionality:
2D-confined SOI finger light sources
(5) (6)
where w d = reverse bias depletion region width at breakdown, d Ox = maximum As oxidation diffusion after implant, R As = transverse As implantation straggle, t Si = initial Si thickness (100 nm -150 nm). Relations (5) and (6) ensured that the fingers were long enough to accommodate the complete depletion region width after the implanted As (with its horizontal implant straggle) has diffused into the fingers after oxidation while equation (7) aimed to create semi-circular round fingers by assuming isotropic finger shaping oxidation that would thin the Si fingers equally from all sides. Implemented finger dimensions are listed in Table 3 . The 30 μm x 34 μm SOI light source layout in Figure 8 depicts how 100 fingers are placed in parallel between thicker and larger Si islands that allow electrical biasing through the interconnect metallization. Table 2 summarizes the processing steps and equipment involved in the SOI light source manufacture. Since no standard process recipe was employable, the complete manufacturing process had to be designed on self-obtained equipment characterization data, material and chemical properties. Consistent results and acceptable manufacturing performance were ensured through process control and monitoring that employed simultaneous processing of monitor wafer pieces and measurement of on-chip test-structures that could be analyzed with a SEM, a reflective spectrometer (to measure thin film thicknesses) and a profilometer. Figure 9 shows examples of three final SOI finger junction dimension achieved after finger thinning oxidation. The finger thickness shown in Figure 9 are interpolated estimates from oxidation monitor island measurements. In contrast to the broad, but thin fingers in Figure 9 a), the fingers in Figure 9 b) are more thick than narrow. The punch-through SOI fingers in Figure 9 c) clearly shows how the heavily As doped Si oxidized faster than the lightly doped background. This oxidation effect created a drift and recombination region that is slightly larger than the heavily doped contact region, which should result in higher useful light emission from the light source since less light is lost due to internal reflection along the finger axis. Table 3 lists the on-mask and measured final SOI finger dimensions. Table 4 and Figure 10 depict the finger dimensions and measured electrical characteristics of punch-through light sources selected for comparative optical characterization. D4b and D5b should have high light generation efficiencies, since a higher series resistance corresponds to a thinner Si device layer and an increased breakdown voltage is characteristic of quantum-confinement. Figure 11 shows the light generation of fingered punchthrough SOI light source n1b at 650 μA. Figure 12 compares the spectrum of the SOI punchthrough light source with the highest optical power (D4b) to the average optical power of 0.35 μm avalanche CMOS light sources also biased at I D = 650 μA and measured with the same characterization setup. While the avalanche light sources peak around 660 nm (E Ph 1.88 eV) the SOI punch-through light source peak around 850 nm (E Ph 1.46 eV) is about 9 times higher. Since significant infrared radiation peaks were observed in Si nano-crystal EL and photoluminescence experiments [15] , this could be indicative of quantum confinement. The lower photon energy at longer wavelengths also implies that that the thickness-confined SOI light sources have significantly higher quantum conversion efficiencies than bulk-CMOS avalanche light sources. The periodic optical power variation of all measured SOI light sources is due to light reflection off the SiO 2 BOX layer covering the SOI wafer Si handle. Employing the stack transmission model, the best-fitting simulated Si-SiO 2 -air stack reflection peaks were achieved for t BOX 860 nm (Figure 13 ). Figure 13 : Simulated BOX reflection for t BOX = 860 nm. Figure 13 shows that an average of 25 % of the light that would have been lost through downward radiation is reflected back up as useful light.
MANUFACTURE
CONCLUSION
All measured thickness-confined SOI light sources displayed a pronounced optical power for 0.6 < < 1 μm. The SOI light source with the highest optical power output emitted about 9 times more optical power around = 850 nm than a 0.35 μm bulk-CMOS avalanche lightsource operating at the same current. It has also been shown that the BOX layer in a SOI process could be used to reflect about 25 % of the light that would usually be lost to downward radiation back up, thereby increasing the external power efficiency of SOI light sources.
